🎉 Smithery is now a part of Arcade.dev! Read more in our announcement here
Plan how to implement a SystemVerilog feature end-to-end (SV -> HIR -> MIR -> Interpreter). Use when adding new language features.
